

DVI-to-RGB (Sink) 1.6 IP Core User Guide

Revised January 21, 2016; Author Elod Gyorgy

1 Introduction

This user guide describes the Digilent DVI-to-RGB Video Decoder Intellectual Property. This IP interfaces directly to raw transition-minimized differential signaling (TMDS) clock and data channel inputs as defined in DVI 1.0 specs for Sink devices. It decodes the video stream and outputs 24-bit RGB video data along with the pixel clock and synchronization signals recovered from the TMDS link.

2 Features


- Connects directly to top-level digital visual interface (DVI) port
- 24-bit video (clocked parallel video data with synchronization signals) output
- Display Data Channel interface with built-in EDID ROM
- Resolutions supported: 1920x1080/60Hz down to 800x600/60Hz (148.5 MHz – 40 MHz)
- Xilinx interfaces used: IIC, vid_io
- Digilent interfaces used: TMDS

3 Performance

The IP constrains TMDS_Clk to 165 MHz, the maximum frequency outlined in DVI 1.0 specifications. However, depending on the actual FPGA part or speed grade, the maximum supported frequency might be lower. If the top-level design fails timing on pulse-width checks inside the IP instance, TMDS_Clk needs to be (re)constrained to the maximum frequency supported on the project part. Check the part datasheet for $F_{\text{MAX_BUFIO}}$, which is the most likely reason for failed timing. TMDS_Clk should be constrained for $F_{\text{MAX_BUFIO}}/5$. Consequently, this is the maximum pixel clock frequency supported on that FPGA family and speed grade.

IP quick facts	
Supported device families	Zynq®-7000, 7 series
Supported user interfaces	Xilinx®: IIC, vid_io Digilent: TMDS
Provided with core	
Design files	VHDL
Simulation model	VHDL Behavioral
Constraints file	XDC
Software driver	N/A
Tested design flows	
Design entry	Vivado™ Design Suite 2015.4
Synthesis	Vivado Synthesis 2015.4

4 Overview




The IP is built from multiple blocks: one clock recovery block, one data decoder block for each data channel (see [3], [4]), one optional DDC (Display Data Channel) block and one control/reset block.

4.1 Clock recovery

The clock channel carries a character-rate frequency reference. One character (or 10 bits) are transmitted every period on each data channel. Dedicated deserializer primitives, which require a fast serial clock, will be used to sample the serial data stream. The clock recovery block generates a serial clock and a pixel clock from the clock channel. The frequency ratio between the two clocks is 5:1.

Since the clock frequencies are relatively high and the recovered clocks have tight phase requirements, dedicated clocking primitives are instantiated inside this block. These can be seen in Figure 2. The MMCM primitive incorporates a voltage controlled oscillator (VCO) that has an operating range specified in the FPGA data sheet. Since there is no single set of MMCM parameters that maps the whole range of

DVI pixel clock frequencies to the VCO range, an IP customization parameter is available to optimize for the expected resolution and pixel clock frequency.



4.2 Data Decoder

There is no phase relationship between the recovered pixel clock or serial clock and the data channels. Furthermore, the data channels themselves are allowed a considerable skew between them. So the decoder block needs to align the phase of the serial clock with the data bit and find the character boundary in each data stream. Since this has to be done independently on each of the three data channels, it makes sense to vary the phase of the data streams while keeping the clock phase fixed.

4.2.1 Synchronization


To help with synchronization, the DVI protocol specifies period cues (control tokens) to be sent. These control tokens are sufficiently different from the rest of the data that their succession can be used for synchronization. Synchronization is automatically (re)started when a stable clock is detected and recovered. The time it takes for a lock to be achieved depends on the phase relationship of the clock and data streams. It should not last more than 1 minute.

DVI characters are 10-bits long, so a 10:1 deserialization of the data stream is needed. This can be achieved with two ISERDESE2 primitives in a cascaded DDR configuration. In this configuration, the master and slave ISERDESE2 take the serial data stream and sample it on both edges of a serial clock. Thus, for every five serial clock periods, ten data bits are sampled. This 10-bit data is then output synchronously with a divided clock, which is our pixel clock from the clock recovery block. Although this recovers 10-bit words from the data stream at a frequency which can be passed on to general logic inside the FPGA, it does guarantee the word actually starts at a character boundary or if the data stream is sampled when data is stable.

To find the best moment to sample the data stream (i.e., the middle of an open eye), an IDELAYE2 primitive is inserted in front of ISERDESE2. This primitive is capable of delaying the data signal in tap increments. In this IP, a 78ps increment is used for a total of 32 increments. For the highest pixel clock frequency supported (165 MHz), one bit period is covered in 7 tap increments. The goal is to find the tap delay value that shifts the data enough so that it gets sampled in the middle of its stable zone. The phase alignment module compares the 10-bit words with the four special control tokens. If a succession

of tokens is not recognized in a timeout period, we are in the jitter zone and it increments the tap delay. This is done repeatedly until control tokens are reliably recognized and the algorithm settles on the middle of the stable bit period (open eye). An “open eye” is defined by a succession of a minimum number of tap values (3) where the control token can be reliably detected, and it is delimited on both ends by a tap value where it cannot be. However, using this definition will miss open eyes that begin or end at the extremities of the tap delay range (0 or 31), because

5 Port Descriptions



The signals of the DVI to VGA Core are listed and described in Table 1.

Signal Name	Interface	Signal Type	Init State	Description
RefClk	-	I	N/A	200 MHz reference clock.
aRst(_n)	-	I	N/A	Asynchronous reset of configurable polarity. Assert, if RefClk is not within spec.
pRst(_n)	-	I	N/A	Active-high reset synchronous with PixelClk. Configurable polarity.
Clk_p/Clk_n	tmds	I	N/A	DVI Clock Channel.
Data_p[2:0]/Data_n[2:0]	tmds	I	N/A	DVI Data Channel 0.
SCL	iic	I	N/A	Display Data Channel clock signal. Optional.
SDA	iic	IO	HiZ	Display Data Channel data signal. Optional.
PixelClk	rgb	O	N/A	Pixel clock recovered from the TMDs clock channel. Driven by BUFR.
pVDE	rgb	O	0	Video data valid: <ul style="list-style-type: none"> • 1 = Active video. • 0 = Blanking period.
pHSync	rgb	O	0	Horizontal synchronization video timing signal.
pVSync	rgb	O	0	Vertical synchronization video timing signal.
pData (23:0)	rgb	O	zeros	Video pixel data packed as RBG.

Signal Name	Interface	Signal Type	Init State	Description
aPixelClkLckd	-	O	0	Active-high asynchronous locked signal for PixelClk. When low, PixelClk is lost or not within specs.
SerialClk	-	O	N/A	Fast clock, toggling at five times the frequency of PixelClk. It is used internally for deserialization. Provided optionally as output for advanced use, like clocking an RGB2DVI core. Driven by BUFIO.

A A A A

6 Designing with the core

6.1 Constraints

The TMDS clock input Clk_p/n is constrained in the IP to the maximum DVI clock frequency, 165 MHz. On some architectures this might result in timing impossible to meet. Depending on the application, if a lower pixel clock frequency is acceptable, the clock can be constrained on top-level, which will override the IP-internal constraints.

For example, to constrain the design for 720p resolution (74.25 MHz), calculate the clock period (13.468 ns), and add the following to a project XDC file to constrain the clock on the top-level input port:

```
create_clock -period 13.468 -waveform {0.000 5.000} [get_ports
hdmi_rx_clk_p]
```

6.2 Customization

The IP provides the following customizable parameters: the polarity of reset signals, PixelClk clock buffer type, the frequency range of TMDS clock, the preferred resolution to be declared in the bundled EDID, the availability of the DDC channel, and the serial clock output.

Enabling the DDC channel and serial clock will add the respective ports to the IP and are available to user logic.

The parallel pixel clock (PixelClk) is recovered by the use of a BUFR buffer. Since BUFR is restricted to a single clock region and the video data output from the core is synchronous to PixelClk, any downstream logic consuming video data is also restricted to this clock region. The option to re-buffer PixelClk introduces a BUFG after the BUFR and re-registers video data into the BUFG-domain. This will allow downstream logic to be placed anywhere on the device.

Setting the expected TMDS clock frequency enables the IP to instantiate FPGA primitives that respect timing requirements in the clock recovery logic. If the actual pixel clock recovered from the stream falls outside the range set here, the VCO operating range of the FPGA might not be respected and in extreme cases clock recovery might fail and the video stream will not be decoded properly.

The preferred resolution can be set, if the DDC channel is enabled. The resolution set here will select the proper initialization file for the emulated EDID ROM. This EDID will be read out by connected sources and choose to transmit at this resolution.

6.3 Using SerialClk

While the fast serial clock is normally only used internally for deserialization, it is available and useful in other limited circumstances. The limitations arise from the fact that this clock has a frequency usually too large (five-times the PixelClk frequency) to clock user logic. For example, 1080p will result in a 742.5 MHz SerialClk. A BUFIO primitive drives this clock net to accommodate the large frequencies, which can only clock the I/O column in the same bank/clock region.

One case would be to use this clock to drive the Diligent RGB2DVI core, sharing the clocking logic between the two cores.

6.4 Bundled EDID

The IP comes with several EDID files each declaring a different preferred/native resolution. Files named *_edid.txt contain 128 bytes of EDID data in a format readable by Vivado synthesis. Each line has exactly one byte in binary format. Byte 0 is the first in the file. The following table summarizes the EDID in a human-readable format.

Monitor		Color characteristics	
Model name	Diligent DVI	Default color space	Non-sRGB
Manufacturer	DGL	Display gamma	2.20
Plug and Play ID	DGL0000	Red chromaticity	Rx 0.640 - Ry 0.330
Serial number	n/a	Green chromaticity	Gx 0.276 - Gy 0.594
Manufacture date	2014, ISO week 5	Blue chromaticity	Bx 0.145 - By 0.060
Filter driver	None	White point (default)	Wx 0.283 - Wy 0.297
EDID revision	1.4	Additional descriptors	None
Input signal type	Digital (DVI)		
Color bit depth	8 bits per primary color		
Color encoding formats	RGB 4:4:4		
Screen size	510 x 290 mm (23.1 in)		
Power management	Not supported		
Extension blocs	None		
DDC/CI	n/a		

Timing characteristics		Standard timings	640 x 480p at 60Hz - IBM VGA 800 x 600p at 60Hz - VESA 1024 x 768p at 60Hz - VESA 1680 x 1050p at 60Hz - VESA STD 1920 x 1080p at 60Hz - VESA STD 1280 x 1024p at 60Hz - VESA STD 1280 x 720p at 60Hz
GTF standard	Not supported		
Additional descriptors	None		
Preferred timing	No		
Detailed timing #1	1280x1024p at 60Hz (5:4)		

A A A A

7 References

The following documents provide additional information on the subjects discussed:

1. Xilinx Inc., [Xilinx 1.6 IP Core User Guide](#), v1.3, October 31, 2012.
2. Xilinx Inc., [Xilinx 1.6 IP Core User Guide](#), v1.6, October 2, 2012.
3. Xilinx Inc., [Xilinx 1.6 IP Core User Guide](#), V1.1, June 24, 2011.
4. Xilinx Inc., [Xilinx 1.6 IP Core User Guide](#), v1.0, December 13, 2010.
5. Xilinx Inc., [Xilinx 1.6 IP Core User Guide](#), v1.3, July 6, 2011.
6. DDWG: [Digital Display Working Group](#), Revision 1.0, April 2, 1999.